Author Topic: Begin/end style formatting option for Verilog language files  (Read 1390 times)

meidavec

  • Junior Community Member
  • Posts: 3
  • Hero Points: 1
How can I modify the begin/end style formatting for Verilog files?

In the SlickEdit options for "All Languages"->Formatting I can see begin/end "Style 3" which is exactly what we use (only in Verilog). This pane shows C style syntax:
    if()
        {
        ++i
        }

However in the Verilog language options, I don't see a similar setting, and certainly SlickEdit seems to automatically insert "Style 2" indents:
    if (condition)
    begin
        out = in;
    end

Is it possible for me to modify this syntax indent style?

patrick

  • SlickEdit Team Member
  • Senior Community Member
  • *
  • Posts: 1164
  • Hero Points: 110
Re: Begin/end style formatting option for Verilog language files
« Reply #1 on: May 26, 2015, 01:15:59 pm »
There's no setting for that in Verilog/SystemVerilog.  This is scheduled to change in v20 though.