Archived Read Only Forums > SlickEdit 2015 v20 Beta Discussion

SystemVerilog beautification of variable declarations

(1/1)

warnerrs:
Beautify does not make the following code pretty. Vector ranges and variable names should be in columns.


--- Code: ---module dut(reg_if rif, irq_if irq, input logic evt);

    // 0: 31:8 = Load Value, 7:1 = Reserved, 0 = Enable
    // 1: 31:12 = Reserved, 11 = Reload on event, 10 = Pause on event, 9 = Disable on event, 8 = Irq on event, 7:2 = Reserved, 1 = Disable on timeout, 0 = Irq on timeout
    // 2: 31:8 = Value, 7:4 = Reserved, 3 = Reloaded, 2 = Paused, 1 = Enabled, 0 = Event Value
    logic[23:0] load_value;
    logic        enable;
    logic    event_reload;
    logic         event_pause;
    logic         event_disable;
    logic         event_irq;
    logic         timeout_disable;
    logic         timeout_irq;
    logic[24:0] cur_value;
    logic        reloaded;
    logic        paused;
    logic        enabled;
    logic        event_value;
module

--- End code ---

patrick:
I cut it too close on this one, so this is not in beta 2.  But I'm doing cleanup and testing on it now, so expect it in the next drop.

Navigation

[0] Message Index

Go to full version