Author Topic: Verilog Beautification : subset of system verilog  (Read 692 times)

cng18.1970

  • Junior Community Member
  • Posts: 3
  • Hero Points: 0
Verilog Beautification : subset of system verilog
« on: October 08, 2015, 04:08:12 am »
Verilog beautification is a subset of systemVerilog beautification. Can it be made available along with systemverilog beautification. Maybe a switch to choose between verilog or systemverilog.

patrick

  • SlickEdit Team Member
  • Senior Community Member
  • *
  • Posts: 960
  • Hero Points: 72
Re: Verilog Beautification : subset of system verilog
« Reply #1 on: October 08, 2015, 01:11:21 pm »
That should be available in the beta 2 that's already out there.  Beta 1 did not have it.  But it looks like I didn't add that to the Readme for beta 2, sorry for the confusion.