Archived Beta Discussions > SlickEdit 2015 v20 Beta Discussion

RC4 - System Verilog Beautify selection - really broken

<< < (2/2)

tim_k:
Better, but not quite there for my purposes.
Snippet (already manually beautified):

          begin
            fieldID               <= 0;
            hBlank                <= 0;
            vBlank                <= 0;
            trsDecodeState        <= waitForTrs;
            pixelCounter          <= 0;
            lineCounter           <= 0;
            statusLineCount       <= 0;
            statusPixelCount      <= 0;
            fidToFrameBuff        <= 0;
            fieldSyncToFrameBuff  <= 0;
          end


If i select between the begin/end, but not including them and beautify I get this:

          begin
            fieldID <= 0;
            hBlank <= 0;
            vBlank <= 0;
            trsDecodeState <= waitForTrs;
            pixelCounter <= 0;
            lineCounter <= 0;
            statusLineCount <= 0;
            statusPixelCount <= 0;
            fidToFrameBuff <= 0;
            fieldSyncToFrameBuff <= 0;
          end


If I include the begin/end in the selection I get this:

        begin
            fieldID              <= 0;
            hBlank               <= 0;
            vBlank               <= 0;
            trsDecodeState       <= waitForTrs;
            pixelCounter         <= 0;
            lineCounter          <= 0;
            statusLineCount      <= 0;
            statusPixelCount     <= 0;
            fidToFrameBuff       <= 0;
            fieldSyncToFrameBuff <= 0;
        end


It's clearly not aligning the assignments in the first case.

-Tim

patrick:
Reproduced.  The alignment is implemented by a state machine, and it looks like the code that should ensure transitions to the final state for snippets does not. For the cases that work, its the following syntax (like the 'end') that get it into the final state.  Good catch.

patrick:
This is fixed for the 2015 point release.  Thanks for the report.

Navigation

[0] Message Index

[*] Previous page

Go to full version